Debdeep Mukhopadhyay

Debdeep Mukhopadhyay is an Indian cryptographer and professor at the Department of Computer Science and Engineering of the Indian Institute of Technology Kharagpur. A senior member of both IEEE and ACM, Mukhopadhyay has an international reputation for his seminal works in Hardware security, Cryptographic Engineering, Design Automation of Cryptosystems, VLSI of Cryptosystems, and Cryptography. He has developed a state-of-the-art laboratory on hardware security of world-class facilities, producing impactful results, widely followed course materials,[1] and pedagogy adopted by top academic institutes. He has authored several textbooks, including a best-seller and the first textbook on Hardware Security[2] which was covered in Computer Reviews.

Debdeep Mukhopadhyay
Born
Kolkata, India
Nationality Indian
Alma materIndian Institute of Technology Kharagpur
OccupationProfessor
Known forHardware Security, Cryptographic Engineering, Design Automation of Cryptosystems, VLSI for Cryptosystems, Cryptography
AwardsShanti Swarup Bhatnagar Award for Science and Technology (2021)

Swarnajayanti Fellowship (2015) Indian National Academy of Engineers Young Engineer Award (2010)

Indian National Science Academy Young Scientist Award (2010)
Websitehttps://cse.iitkgp.ac.in/~debdeep

His work has been incorporated in standard textbooks on crypto-engineering and has contributed to both Indian and International industries. He has published more than 250 papers in reputed international journals and conferences and supervised several Ph.D. students. He was awarded the prestigious Shanti Swarup Bhatnagar Award for Science and Technology,[3][4][5] the highest science award in India, in 2021 for his radical contributions to micro-architectural security and crypto-engineering that holistically bridges the spectrum from core mathematical foundations to practical attack scenarios. He was also elevated to the Fellow of Indian National Academy of Engineers in 2021.

Education and academic career

Mukhopadhyay completed his B.Tech from the Indian Institute of Technology Kharagpur in 2001. He completed his M.S. and Ph.D. from the same institute in 2004 and 2007, respectively. His PhD thesis was awarded the Techno-Inventor Award (Best PhD Award) by the Indian Semiconductors Association in 2008. He served as an Assistant Professor at the Department of Computer Science and Engineering, Indian Institute of Technology Madras between 2007 and 2008. He joined the Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur as an Assistant Professor in 2008 and is currently a Professor.

He also served as Visiting Faculty at the Polytechnic Institute of New York University, Brooklyn, USA, Visiting Scientist at the CYSREN,[6] School of Computer Science and Engineering of Nanyang Technological University, Singapore, and Visiting Associate Professor at the Department of Computer Science of New York University Shanghai, China.

Research contribution

Mukhopadhyay's early work on fault attacks in AfricaCrypt[7][8] and follow-ups WISTP,[9] JCEN[10] exposed a single-fault attack on the world-wide standard cipher called AES. He developed the Diagonal fault attack, a popular technique for fault-analyzing block ciphers and authenticated encryption primitives.[11] He has developed the first fault-template attack[12][13] to compromise popular countermeasures. His work on fault attacks has been used to develop certification flows in several international laboratories. His works were among the foremost to show that modern-day computer architectures are developed primarily for performance, which opens up avenues for attacks. Recent attacks like Spectre, which affects all major processor companies like Intel/AMD, cite his work of demonstrating that branch predictors leak secret-keys of crypto-libraries. This work was selected as a featured article in IEEE Transaction on Computers.[14] He demonstrated the first cache timing attack on ciphers with small S-Boxes.[15] The work was analyzed to formalize the leakage due to hardware prefetcher in Journal of Cryptology,[16] the flag-ship journal of International Association for Cryptologic Research. A US patent[17] was granted for his work on protecting against cache-timing attacks.

He has served as Associate editors of IEEE-TIFS,[18] ACM-TECS,[19] ACM-JETC,[20] IACR-TCHES,[21] JCEN[22] and is in the program committee of several top conferences, like DAC,[23] CHES.[21] He has been the chair of several international conferences, like Indocrypt,[24] AsianHOST,[25] IACR-FDTC,[26] etc. He has been invited to several reputed international forums, like CHES Tutorial, Dagstuhl seminars[27] on Hardware security, Summer School at University of Adelaide, and as guest lecturer at Technion – Israel Institute of Technology, Israel, New York University, United States, etc. along with several industry talks.

Awards and recognition
  • 2021 Shanti Swarup Bhatnagar Award for Science & Technology[3]
  • 2020 ASEM-DUO Fellowship for visiting KU Leuven, Belgium[28]
  • 2018 Data Security Council of India (DSCI) Excellence Award for Cyber Security Education[29]
  • 2015-16 Swarnajayanti Fellowship[30]
  • 2012 Indo-USSTF Fellowship
  • 2012 Associate for the Indian Academy of Sciences[31]
  • 2011 Outstanding Young Faculty Fellowship, IIT Kharagpur
  • 2010 Indian National Academy of Engineers (INAE) Young Engineer Award[32]
  • 2010 Indian National Science Academy (INSA) Young Scientist Award[33]
  • 2008 Indian Semiconductors Association (ISA) Techno-Inventor Award, Best PhD Award

Books
  • Cryptography and Network Security, McGraw Hill Education[34]
  • Hardware Security: Design, Threats, and Safeguards, Chapman and Hall/CRC[2]
  • Timing Channels in Cryptography - A Micro-Architectural Perspective, Springer[35]
  • Fault Tolerant Architectures for Cryptography and Hardware Security, Springer[36]

References
  1. "NOC | Hardware Security". nptel.ac.in. Retrieved 2021-10-21.
  2. "Hardware Security: Design, Threats, and Safeguards". Routledge & CRC Press. Retrieved 2021-10-21.
  3. "Awardee Details: Shanti Swarup Bhatnagar Prize". ssbprize.gov.in. Retrieved 2021-10-21.
  4. "News and Events: Shanti Swarup Bhatnagar Prize". ssbprize.gov.in. Retrieved 2021-10-21.
  5. "View Bhatnagar Awardees". ssbprize.gov.in. Retrieved 2021-10-21.
  6. "Cyber Security Research Centre @ NTU". Cyber Security Research Centre @ NTU (CYSREN). Retrieved 2021-10-21.
  7. Mukhopadhyay, Debdeep (2009). Preneel, Bart (ed.). "An Improved Fault Based Attack of the Advanced Encryption Standard". Progress in Cryptology – AFRICACRYPT 2009. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer: 421–434. doi:10.1007/978-3-642-02384-2_26. ISBN 978-3-642-02384-2.
  8. Ali, Subidh; Mukhopadhyay, Debdeep (2011). Nitaj, Abderrahmane; Pointcheval, David (eds.). "An Improved Differential Fault Analysis on AES-256". Progress in Cryptology – AFRICACRYPT 2011. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer: 332–347. doi:10.1007/978-3-642-21969-6_21. ISBN 978-3-642-21969-6.
  9. Tunstall, Michael; Mukhopadhyay, Debdeep; Ali, Subidh (2011). Ardagna, Claudio A.; Zhou, Jianying (eds.). "Differential Fault Analysis of the Advanced Encryption Standard Using a Single Fault". Information Security Theory and Practice. Security and Privacy of Mobile Devices in Wireless Communication. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer: 224–233. doi:10.1007/978-3-642-21040-2_15. ISBN 978-3-642-21040-2.
  10. Ali, Sk Subidh; Mukhopadhyay, Debdeep; Tunstall, Michael (2013-06-01). "Differential fault analysis of AES: towards reaching its limits". Journal of Cryptographic Engineering. 3 (2): 73–97. doi:10.1007/s13389-012-0046-y. ISSN 2190-8516.
  11. Saha, Dhiman, Debdeep Mukhopadhyay, and Dipanwita Roy Chowdhury. "A Diagonal Fault Attack on the Advanced Encryption Standard." IACR Cryptol. ePrint Arch. 2009, no. 581 (2009).
  12. Saha, Sayandeep; Bag, Arnab; Basu Roy, Debapriya; Patranabis, Sikhar; Mukhopadhyay, Debdeep (2020). Canteaut, Anne; Ishai, Yuval (eds.). "Fault Template Attacks on Block Ciphers Exploiting Fault Propagation". Advances in Cryptology – EUROCRYPT 2020. Lecture Notes in Computer Science. Cham: Springer International Publishing: 612–643. doi:10.1007/978-3-030-45721-1_22. ISBN 978-3-030-45721-1.
  13. Mukhopadhyay, Debdeep (2020-11-02). "Faultless to a fault? the case of threshold implementations of crypto-systems vs fault template attacks". Proceedings of the 39th International Conference on Computer-Aided Design. ICCAD '20. New York, NY, USA: Association for Computing Machinery: 1–9. doi:10.1145/3400302.3415693. ISBN 978-1-4503-8026-3.
  14. Bhattacharya, Sarani; Maurice, Clémentine; Bhasin, Shivam; Mukhopadhyay, Debdeep (May 2020). "Branch Prediction Attack on Blinded Scalar Multiplication". IEEE Transactions on Computers. 69 (5): 633–648. doi:10.1109/TC.2019.2958611. ISSN 1557-9956.
  15. Rebeiro, Chester; Mukhopadhyay, Debdeep; Takahashi, Junko; Fukunaga, Toshinori (2009). Roy, Bimal; Sendrier, Nicolas (eds.). "Cache Timing Attacks on Clefia". Progress in Cryptology - INDOCRYPT 2009. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer: 104–118. doi:10.1007/978-3-642-10628-6_7. ISBN 978-3-642-10628-6.
  16. Rebeiro, Chester; Mukhopadhyay, Debdeep (2021-05-20). "A Formal Analysis of Prefetching in Profiled Cache-Timing Attacks on Block Ciphers". Journal of Cryptology. 34 (3): 21. doi:10.1007/s00145-021-09394-z. ISSN 1432-1378.
  17. US9813235B2, Mukhopadhyay, Debdeep & Rebeiro, Chester Dominic, "Resistance to cache timing attacks on block cipher encryption", issued 2017-11-07
  18. "IEEE Transactions on Information Forensics and Security | IEEE Xplore". ieeexplore.ieee.org. Retrieved 2021-10-21.
  19. "TECS Home". dl.acm.org. Retrieved 2021-10-21.
  20. "JETC Home". dl.acm.org. Retrieved 2021-10-21.
  21. "IACR Transactions on Cryptographic Hardware and Embedded Systems". tches.iacr.org. Retrieved 2021-10-21.
  22. "Journal of Cryptographic Engineering". Springer. Retrieved 2021-10-21.
  23. "Design Automation Conference". www.dac.com. Retrieved 2021-10-21.
  24. "Indocrypt 2020". indocrypt2020.iiitb.ac.in. Retrieved 2021-10-21.
  25. "AsianHOST". asianhost.org. Retrieved 2021-10-21.
  26. "FDTC 2021". fdtc.deib.polimi.it. Retrieved 2021-10-21.
  27. Wadern, Schloss Dagstuhl-Leibniz-Zentrum für Informatik GmbH, 66687. "Schloss Dagstuhl : Dagstuhl Seminars". www.dagstuhl.de. Retrieved 2021-10-21.
  28. "ASEM-DUO". www.asemduo.org. Retrieved 2021-10-23.
  29. "IIT KGP wins DSCI Excellence Award 2018 for Cyber Security Education at NASSCOM-DSCI - Times of India". The Times of India. Retrieved 2021-10-21.
  30. http://dst.gov.in/sites/default/files/List-SJF-Award-2015-16.pdf
  31. "Indian Academy of Sciences". fellows.ias.ac.in. Retrieved 2021-10-21.
  32. "Recipients of Young Engineer Award". Indian National Academy of Engineering. Retrieved 2021-10-21.
  33. "INSA :: AWARDS RECIPIENTS". insaindia.res.in. Retrieved 2021-10-21.
  34. Forouzan, Behrouz A.., Mukhopadhyay, Debdeep. Cryptography and Network Security (SIE). India: Tata Mcgraw Hill Education Private Limited, 2011.
  35. Rebeiro, Chester; Mukhopadhyay, Debdeep; Bhattacharya, Sarani (2015). Timing Channels in Cryptography: A Micro-Architectural Perspective. Springer International Publishing. ISBN 978-3-319-12369-1.
  36. PATRANABIS, SIKHAR; Mukhopadhyay, Debdeep, eds. (2018). Fault Tolerant Architectures for Cryptography and Hardware Security. Computer Architecture and Design Methodologies. Springer Singapore. ISBN 978-981-10-1386-7.
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.